« previous next »
Pages: [1]   Go Down

Author Topic: Open IP Example Design in Verilog?  (Read 2090 times)

0 Members and 1 Guest are viewing this topic.

Offline notoothTopic starter

  • Contributor
  • Posts: 20
  • Country: vn
Open IP Example Design in Verilog?
« on: May 11, 2024, 06:24:43 pm »
Hello everyone,
When I right click an IP in Vivado and choose 'Open IP Example Design', it creates a SystemVerilog module. How can I make it create a Verilog module?
Logged
 
Pages: [1]   Go Up
« previous next »

Share me

Digg  Facebook  SlashDot  Delicious  Technorati  Twitter  Google  Yahoo
Smf

 


EEVblog Main Site EEVblog on Youtube EEVblog on Twitter EEVblog on Facebook EEVblog on Odysee