Author Topic: Bram Memory Size Configuration  (Read 5436 times)

0 Members and 1 Guest are viewing this topic.

Offline RainwaterTopic starter

  • Regular Contributor
  • *
  • Posts: 51
  • Country: us
Bram Memory Size Configuration
« on: February 08, 2024, 11:46:56 pm »
Dev Board: tang nano 9k
DataSheet: http://cdn.gowinsemi.com.cn/DS117E.pdf
page 35-36 table 2-4

The datasheet page 35 says each block of bram is 18,432bits. Page 36, Table 2-4 shows a configurable block size of "2K x 8". Is this table an approximation of the the bits available, or a hard value? Do I lose 2,432bits just by using this a "2k x 8" configuration?
I have noticed this trend in many datasheets.
"You can't do that" - challenge accepted
 

Offline hamster_nz

  • Super Contributor
  • ***
  • Posts: 2803
  • Country: nz
Re: Bram Memory Size Configuration
« Reply #1 on: February 09, 2024, 12:55:00 am »
It is normal for block ram to have a 'parity bit', allowing a 9-bit, 18-bit or 36-bit interface.

See section 2.2 of https://cdn.gowinsemi.com.cn/UG285E.pdf for allowed modes.
« Last Edit: February 09, 2024, 12:56:45 am by hamster_nz »
Gaze not into the abyss, lest you become recognized as an abyss domain expert, and they expect you keep gazing into the damn thing.
 
The following users thanked this post: Rainwater

Offline RainwaterTopic starter

  • Regular Contributor
  • *
  • Posts: 51
  • Country: us
Re: Bram Memory Size Configuration
« Reply #2 on: February 09, 2024, 09:07:53 pm »
Thank you for the info, seams like an easy question, after reading the ds again and the user guide you posted, there is not a simple yes or no answer as I was expecting. It looks as tho, in the mode I want only 2048 bytes (16384 bits) will be available.
Even more details than the datasheet, page 13, heres another "got ya" I missed
Quote
GW1N-9/GW1N-1S/GW1NR-9/GW1NS-4 series does not support dual port mode

This leads me to ask about usage, specifically addressing, on page 11(same page you referenced). When I assert an address onto the .... wait, page 26, example code....
Thank you again hamster_nz.
"You can't do that" - challenge accepted
 

Offline RainwaterTopic starter

  • Regular Contributor
  • *
  • Posts: 51
  • Country: us
Re: Bram Memory Size Configuration
« Reply #3 on: February 28, 2024, 01:24:56 am »
It is normal for block ram to have a 'parity bit', allowing a 9-bit, 18-bit or 36-bit interface.
Is there a standard to the parity bit position?
That question just feels vague.
It looks as tho there will be a parity bit for every 8 bits(byte). 8+1=9    2(8+1)=18    4(8+1)=36
What in trying to ask is, all the parity bits all grouped together at the end of the register, or distributed after each byte?
Or just personal preference?
"You can't do that" - challenge accepted
 

Offline Someone

  • Super Contributor
  • ***
  • Posts: 4614
  • Country: au
    • send complaints here
Re: Bram Memory Size Configuration
« Reply #4 on: February 28, 2024, 01:41:01 am »
Parity Bits*

* serving suggestion

Its just a 9/18/36/72 bit wide ram with 2^n addressing, you can use the bits however you want.
 


Share me

Digg  Facebook  SlashDot  Delicious  Technorati  Twitter  Google  Yahoo
Smf