Author Topic: Question about shortest-path algorithm during synchronous circuit synthesis  (Read 382 times)

0 Members and 1 Guest are viewing this topic.

Offline promach

  • Frequent Contributor
  • **
  • Posts: 855
  • Country: us
In Retiming synchronous circuitry , why put a negative sign to d(u) in step 1 ? Why there is no subtraction operation for W(u, v) in step 3 ?

Note:

1. The quantity W(u, v) is the minimum number of registers on any path from vertex u to vertex v
2. The quantity D(u, v) is the maximum total propagation delay on any critical path from u to v

 


Share me

Digg  Facebook  SlashDot  Delicious  Technorati  Twitter  Google  Yahoo
Smf