AFAIK, no-one is offering products with tighter integration. I don't believe throwing arbitrary FPGA logic into a tightly optimized CPU pipeline would work very well. For applications like that, there are several IP companies offering customizable cores (eg. Cadence Xtensa, Synopsys ARC, MIPS CorExtend).