EEVblog Electronics Community Forum
A Free & Open Forum For Electronics Enthusiasts & Professionals
Welcome,
Guest
. Please
login
or
register
.
Did you miss your
activation email
?
1 Hour
1 Day
1 Week
1 Month
Forever
Login with username, password and session length
This topic
This board
Entire forum
Google
Bing
Home
Help
Search
About us
Links
Login
Register
EEVblog Electronics Community Forum
»
Electronics
»
FPGA
»
set_multicycle_path questions
« previous
next »
Print
Search
Pages: [
1
]
Go Down
Author
Topic: set_multicycle_path questions (Read 1133 times)
0 Members and 1 Guest are viewing this topic.
promach
Frequent Contributor
Posts: 878
Country:
set_multicycle_path questions
«
on:
September 03, 2020, 09:04:37 am »
For
multicycle path constraint
, what is the difference between
the usage of -start and -end
?
Why "hold will return back to 0 cycle check" ?
«
Last Edit: September 03, 2020, 09:27:56 am by promach
»
Logged
NorthGuy
Super Contributor
Posts: 3246
Country:
Re: set_multicycle_path questions
«
Reply #1 on:
September 03, 2020, 01:38:17 pm »
Use -start to count cycles of the source clock.
Use -end to count cycles of the destination clock.
Doesn't matter if both clocks are the same.
Logged
promach
Frequent Contributor
Posts: 878
Country:
Re: set_multicycle_path questions
«
Reply #2 on:
September 03, 2020, 02:58:36 pm »
Quote
Use -start to count cycles of the source clock.
Then the blue arrow in Figure 8 is wrong ?
Besides, how to derive the equation
Hold cycles = <setup path multiplier> - 1 - <hold path multiplier>
in
https://www.xilinx.com/support/documentation/sw_manuals/xilinx2013_1/ug903-vivado-using-constraints.pdf#page=79
?
«
Last Edit: September 03, 2020, 03:02:53 pm by promach
»
Logged
Print
Search
Pages: [
1
]
Go Up
« previous
next »
Share me
Smf
EEVblog Electronics Community Forum
»
Electronics
»
FPGA
»
set_multicycle_path questions
There was an error while thanking
Thanking...
EEVblog Main Site
EEVblog on Youtube
EEVblog on Twitter
EEVblog on Facebook
EEVblog on Odysee