EEVblog Electronics Community Forum
A Free & Open Forum For Electronics Enthusiasts & Professionals
Welcome,
Guest
. Please
login
or
register
.
Did you miss your
activation email
?
1 Hour
1 Day
1 Week
1 Month
Forever
Login with username, password and session length
This topic
This board
Entire forum
Google
Bing
Home
Help
Search
About us
Links
Login
Register
EEVblog Electronics Community Forum
»
Electronics
»
FPGA
»
Synthesis : Pan's Algorithm
« previous
next »
Print
Search
Pages: [
1
]
Go Down
Author
Topic: Synthesis : Pan's Algorithm (Read 946 times)
0 Members and 1 Guest are viewing this topic.
promach
Frequent Contributor
Posts: 878
Country:
Synthesis : Pan's Algorithm
«
on:
July 08, 2021, 08:28:52 am »
Have anyone studied
Pan's Algorithm
previously ?
1. How is Pan's algorithm being a shortest-path algorithm when clock period is computed across the critical path (longest path) ?
2. Any idea about the
modified version of Pan's algorithm
described in Figure 2 on page 4 ?
3. How does
Howard's algorithm
avoids
re-mapping of the non-critical nodes
?
4. It seems that Figures 2 and 3 of another paper :
An Integrated Technology Mapping Environment
resemble Pan's Algorithm ?
Why do the paper authors state that for a given node, the fanin are known at current optimization iteration, but the fanouts are known only for the previous optimization iteration ?
Logged
Print
Search
Pages: [
1
]
Go Up
« previous
next »
Share me
Smf
EEVblog Electronics Community Forum
»
Electronics
»
FPGA
»
Synthesis : Pan's Algorithm
There was an error while thanking
Thanking...
EEVblog Main Site
EEVblog on Youtube
EEVblog on Twitter
EEVblog on Facebook
EEVblog on Odysee