EEVblog Electronics Community Forum
A Free & Open Forum For Electronics Enthusiasts & Professionals
Welcome,
Guest
. Please
login
or
register
.
Did you miss your
activation email
?
1 Hour
1 Day
1 Week
1 Month
Forever
Login with username, password and session length
This topic
This board
Entire forum
Google
Bing
Home
Help
Search
About us
Links
Login
Register
EEVblog Electronics Community Forum
»
Electronics
»
FPGA
»
DDR3 initialization sequence issue
« previous
next »
Print
Search
Pages:
Prev
1
...
22
23
24
25
26
[
27
]
Go Down
Author
Topic: DDR3 initialization sequence issue (Read 63724 times)
0 Members and 1 Guest are viewing this topic.
promach
Frequent Contributor
Posts: 875
Country:
Re: DDR3 initialization sequence issue
«
Reply #650 on:
January 27, 2022, 03:48:36 pm »
The issue seems to have been resolved by
incrementing the DRAM address by an amount of BURST_LENGTH instead of just 1
Logged
Print
Search
Pages:
Prev
1
...
22
23
24
25
26
[
27
]
Go Up
« previous
next »
Share me
Smf
EEVblog Electronics Community Forum
»
Electronics
»
FPGA
»
DDR3 initialization sequence issue
There was an error while thanking
Thanking...
EEVblog Main Site
EEVblog on Youtube
EEVblog on Twitter
EEVblog on Facebook
EEVblog on Odysee
Author
Topic: DDR3 initialization sequence issue (Read 63724 times)
Home
Help
Search
Login
Register
