Well the hardware I'm not too worried about, the HDL to implement something like this should be easily portable between different devices so even if I develop and test it on a modern FPGA I can easily compile it for an old CPLD, it doesn't really matter.