Author Topic: Routing power traces to power input on 2 layer board ideas [noob question]  (Read 1368 times)

0 Members and 1 Guest are viewing this topic.

Offline newtekuserTopic starter

  • Regular Contributor
  • *
  • Posts: 221
  • Country: us
I am working with 2 layer boards, where I designate the bottom layer as ground plane and top layer for signal and power. My applications are 5V, no high speed signals, typically consisting of an LCD display, 8bit PIC MCU + buttons and an occasional i2c IC.

When I lay out the traces I typically end up with a hub and spoke design where each 5V power trace goes up to the 5V power input similarly to the attached screenshot.

My projects do work, but I'm not happy with the design. Is there a better way of routing power within the constrains of a 2 layer design?

« Last Edit: March 26, 2023, 08:56:16 pm by newtekuser »
 

Offline John B

  • Frequent Contributor
  • **
  • Posts: 775
  • Country: au
The empty space in between the tracks is wasted space since all the nets are +5V. So you have essentially taken up the space of a several mm wide trace, without the benefits of said trace. I would normally route a thicker bus track going to the top left, and off to the right. You can also remove the redundant GND trace with via. the KiCAD DRC will detect when components are connected through a filled zone.
 
The following users thanked this post: newtekuser

Online SiliconWizard

  • Super Contributor
  • ***
  • Posts: 13506
  • Country: fr
I would also route one thick trace and distribute it closer to what it powers. This kind of "star" connection probably doesn't make much sense here.
Just avoid making full loops with power traces, that's pretty nasty EMI-wise.

 
The following users thanked this post: newtekuser

Offline PlainName

  • Super Contributor
  • ***
  • Posts: 6436
  • Country: va
Quote
You can also remove the redundant GND trace with via. the KiCAD DRC will detect when components are connected through a filled zone

That's true, but I always route a track anyway - partly habit (from tape days) but also because it lets me know there is a good route to a pin without having to check ERC errors all the time. Obviously doesn't (or shouldn't) apply to planes, but for fills...
 

Offline newtekuserTopic starter

  • Regular Contributor
  • *
  • Posts: 221
  • Country: us
The empty space in between the tracks is wasted space since all the nets are +5V. So you have essentially taken up the space of a several mm wide trace, without the benefits of said trace. I would normally route a thicker bus track going to the top left, and off to the right. You can also remove the redundant GND trace with via. the KiCAD DRC will detect when components are connected through a filled zone.

I was wondering about GND tracks as well. When I first started with PCB design I used to drop in vias to the ground plane and not route tracks for them, but after a long break of a few years and having to re-learn stuff I forgot that this was the way to go with ground planes.
 

Offline Benta

  • Super Contributor
  • ***
  • Posts: 5641
  • Country: de
What you seem to be doing is routing the "rat's nest" lines by straightening them out. Totally wrong approach.
Like others said, just make a "fat" supply line and attach the other supply traces to that.
Stop believing the Interwebs and buy a book on PCB design instead.
 

Offline newtekuserTopic starter

  • Regular Contributor
  • *
  • Posts: 221
  • Country: us
What you seem to be doing is routing the "rat's nest" lines by straightening them out. Totally wrong approach.
Like others said, just make a "fat" supply line and attach the other supply traces to that.
Stop believing the Interwebs and buy a book on PCB design instead.

Sadly I was using the following printed book as reference : "Kicad6 Fundamentals and Projects" by Peter Dalmaris (ISBN 978-3-89576-496-7) and I could not find a single example where the power was routed the "correct way" for a single/dual layer board. All projects from the book use the same pattern using either loops for or go to power plane using vias.
Attached an example from that book.
« Last Edit: March 27, 2023, 12:07:13 am by newtekuser »
 

Offline newtekuserTopic starter

  • Regular Contributor
  • *
  • Posts: 221
  • Country: us
I was thinking, can't I just create a filled zone on the top layer and tie it to the +5V net, or will this create a giant antenna? That will eliminate the need to add any individual power traces.
« Last Edit: April 19, 2023, 01:47:18 am by newtekuser »
 

Offline newtekuserTopic starter

  • Regular Contributor
  • *
  • Posts: 221
  • Country: us
I was thinking, can't I just create a filled zone on the top layer and tie it to the +5V net, or will this create a giant antenna? That will eliminate the need to add any individual power traces.

Answering my own question: Yes. (modified my previous design and just finished assembling the newly arrived PCB and everything works)
 


Share me

Digg  Facebook  SlashDot  Delicious  Technorati  Twitter  Google  Yahoo
Smf