MCUs with different IO voltages

[mikeselectricstuff]

As well as power layout on-chip, I wonder if there may also be issues with power management/powerdown/sleep modes, something that's not so much of an issue with FPGAs and CPLDs.
Many non-trivial peripherals have seperate VddIO pins, so in some cases it can be addressed from that end.