EEVblog Electronics Community Forum

Electronics => Projects, Designs, and Technical Stuff => Topic started by: HasanSyr on November 10, 2024, 02:14:01 pm

Title: Basic questions about TLV62130A DC/DC Converter Implementation
Post by: HasanSyr on November 10, 2024, 02:14:01 pm
I'm creating an FPGA dev board around a SOM (black PCB, has DDR and FPGA power done). The schematic below is the dev board's with the same SOM that the manufacturer makes. I'm trying to design the same circuit but with USB-C instead and I have a few questions:

Note: The SOM only needs 5 v +- 5% via the board-to-board mezzanine connectors. 3.3 v is used elsewhere on the development board. The SOM has the MP2143 regulator with EN/PG pins (important later).

Title: Re: Basic questions about TLV62130A DC/DC Converter Implementation
Post by: Salitronic on November 11, 2024, 09:43:01 pm
R1 is just a pull-up resistor to turn on the 5V buck converter. It could have been just shorted to Vin but it is common to add a resistor for added protection and for access to the EN pin during testing. PW_SWITCH is just a label and if not used elsewhere is just means that 5V buck is always on.

The 5.11k resistors on the USB CC pins don't strictly set the USB voltage, they just tell the USB source that this is a sink (device) and if the source is PD capable the negotiation will fail and it will supply default power (normally at 5V). If you want to connect this to a PD capable USB supply and negotiate higher power levels then you need a PD controller chip.

C4 is just the buck converter input capacitor.

Both R5 and R9 are marked as not mounted (NC), basically, those are just placeholders so the 3.3V converter can be either configured as default on or default off. If both are installed they could be used as an under voltage lockout but I don't think that is the case here. SYS_PG allows the system to turn the 3.3V on/off in software. Most likely that 0R cannot be mounted if R5 is mounted - depending on what is connected to the other end of SYS_PG.
Title: Re: Basic questions about TLV62130A DC/DC Converter Implementation
Post by: HasanSyr on November 12, 2024, 08:50:09 am
R1 is just a pull-up resistor to turn on the 5V buck converter. It could have been just shorted to Vin but it is common to add a resistor for added protection and for access to the EN pin during testing. PW_SWITCH is just a label and if not used elsewhere is just means that 5V buck is always on.

The 5.11k resistors on the USB CC pins don't strictly set the USB voltage, they just tell the USB source that this is a sink (device) and if the source is PD capable the negotiation will fail and it will supply default power (normally at 5V). If you want to connect this to a PD capable USB supply and negotiate higher power levels then you need a PD controller chip.

C4 is just the buck converter input capacitor.

Both R5 and R9 are marked as not mounted (NC), basically, those are just placeholders so the 3.3V converter can be either configured as default on or default off. If both are installed they could be used as an under voltage lockout but I don't think that is the case here. SYS_PG allows the system to turn the 3.3V on/off in software. Most likely that 0R cannot be mounted if R5 is mounted - depending on what is connected to the other end of SYS_PG.

You mean if the voltage divider is there, the EN pin is driven by it (the voltage divider) via VDD?
Title: Re: Basic questions about TLV62130A DC/DC Converter Implementation
Post by: Salitronic on November 12, 2024, 09:09:29 am
You mean if the voltage divider is there, the EN pin is driven by it (the voltage divider) via VDD?

If only R5 is mounted, the 3.3V buck is always on
If only R9 is mounted, the 3.3V buck is always off (this is redundant as there is already internal pulldown)
If both R5 and R9 are mounted, the 3.3V buck will only turn on when the voltage on EN is above 0.9V so you can choose R5 and R9 values to set the minimum VDD at which the 3.3V turns on (UVLO)
If R6 is mounted, the 3.3V buck will be enabled by SYS_PG, in this case R5 can only be mounted if SYS_PG can withstand the VDD voltage.

The schematic shows that only R6 is mounted, so 3.3V is controlled from SYS_PG
Title: Re: Basic questions about TLV62130A DC/DC Converter Implementation
Post by: HasanSyr on November 12, 2024, 02:21:16 pm
You mean if the voltage divider is there, the EN pin is driven by it (the voltage divider) via VDD?

If only R5 is mounted, the 3.3V buck is always on
If only R9 is mounted, the 3.3V buck is always off (this is redundant as there is already internal pulldown)
If both R5 and R9 are mounted, the 3.3V buck will only turn on when the voltage on EN is above 0.9V so you can choose R5 and R9 values to set the minimum VDD at which the 3.3V turns on (UVLO)
If R6 is mounted, the 3.3V buck will be enabled by SYS_PG, in this case R5 can only be mounted if SYS_PG can withstand the VDD voltage.

The schematic shows that only R6 is mounted, so 3.3V is controlled from SYS_PG

U1 can't always be on because there is a power switch in the schematic and physically that part I still didn't understand.

Also, what purpose does the 0R resistor serve? I can't think of a way for the EN line to get shorted or something like that.
Title: Re: Basic questions about TLV62130A DC/DC Converter Implementation
Post by: Salitronic on November 14, 2024, 08:32:03 am
U1 can't always be on because there is a power switch in the schematic and physically that part I still didn't understand.

Also, what purpose does the 0R resistor serve? I can't think of a way for the EN line to get shorted or something like that.

The switch simply selects the power source from either the barrel jack or CON4, obviously U1 will only be on when the power source selection is correct and power is present! :)

The 0R just allows a way to disconnect the EN from SYS_PG and use R5/R9 instead if needed.