Hi,
One of my customers neededd me to design an FPGA board for him to be able to capture 110 ADC channels simultaneously, the ADC is LTC2378-16 and send it over to a PC trough a 1GB Ethernet port in realtime. Also the ADC clokc should have a low jitter clock in the order of 10ps, I have seen fs jitter clock generators, But they are for high frequency sampling like 250MSPS parts, do we have something for low sampling parts? and also the synchronization time between each channel should not be more than 1us.
The sample rate is around 600KSPS for each ADC, so I have calculated that I needed an FPGA with more than 1200 IO lines, so they are very pricey! Do you have any idea so it can use lower cost Spartan6 or ARTIX series in the 484 pin package, since I have very good prices for them In china, the problem would be to sync the Separate FPGA's and pack all the data in one of them and send it to the PC,
Any Hints or Ideas are highly appreciated!