What is a good circuit, or cheap IC, for generating div-by-10, div-by-12, and div-by-15, exactly synchronized so there are no unit delay differences? Starting with a 240MHz clock, and wanting 24, 20 and 16 MHz. All duty cycles must be 50% (45-55 is probably ok).