Electronics > Projects, Designs, and Technical Stuff
Phase margin plot of LDO
(1/1)
promach:
For this LDO circuit design at https://github.com/promach/LDO/tree/development ,

1) which exact circuit node(s) contributes to the zeroes near 1MHz after removing CL ?

2) If I remove "AC 1" from Vref, why the whole bode plot becomes erratic ?



Navigation
Message Index
There was an error while thanking
Thanking...

Go to full version
Powered by SMFPacks Advanced Attachments Uploader Mod