Author Topic: Via Fencing and RF Desense  (Read 3052 times)

0 Members and 1 Guest are viewing this topic.

Offline obnauticusTopic starter

  • Newbie
  • Posts: 7
Via Fencing and RF Desense
« on: November 08, 2014, 12:14:54 am »
I have a general question regarding signal integrity and via-stitching. I am wondering exactly what it does and how it can help or hurt signal integrity. Also, if there are multiple solutions, what makes via stitching the best choice?

I've heard anything from changing the groundplane inductance to some pretty complicated explinations. I am working on trying to derive an expression for why this helps with a circuit but I thought it would be better to reach out and ask experienced people.


Thanks in advance!

Edit:

Sort-of thinking this is like a bunch of parallel inductance to ground. Putting in a wall of via's (i.e. via stitching) should decrease the ground plane's inductance and decrease any mutual voltage on your ground. Is this a logical+complete explination?
« Last Edit: November 08, 2014, 01:18:55 am by obnauticus »
 

Online T3sl4co1l

  • Super Contributor
  • ***
  • Posts: 22433
  • Country: us
  • Expert, Analog Electronics, PCB Layout, EMC
    • Seven Transistor Labs
Re: Via Fencing and RF Desense
« Reply #1 on: November 08, 2014, 03:07:44 am »
Good enough explanation, ya.

If you really want to get dirty, it'll require thinking about the vias as sections of single wire transmission line, bridging between parallel planes (also transmission lines, of various dimensions, impedances and resonant modes).

The general effect is to reduce the impedance between points.  A secondary effect is the trapping of waves (modifying, or creating new resonant modes), which can be undesirable (points between vias acting as resonators, and thus coupling signals into traces).  But, this is only applicable to wavelengths on the order of the via separation: thus, if you don't have signals in the GHz, a via separation distance of inches will be more than good enough.  The impedance is also quite low in general (the effective waveguide thus formed between top and bottom copper has a high aspect ratio), so signals couple poorly into and out of it (from ~50-100 ohm traces), and the resonators have low Q (the vias aren't terrifically conductive).

The most important for signal integrity is to make sure, anywhere a trace crosses a discontinuity (e.g., a cut in the surrounding or underlying pour), that discontinuity should be bypassed across.  For cuts in ground plane (e.g., due to traces crossing at right angles on a two layer board), those can be stitched.  If the construction has ground on one side and VCC on the other (for example), discontinuities in a given layer can be shorted across with jumpers (or vias and traces), but obviously, can't be stitched top to bottom (they're different nets).  If the construction has one pour ending (e.g., GND) and another beginning (e.g., VEE as the traces enter an analog section), the boundary between the planes should be stitched with bypass capacitor(s) in exactly the same way as any other example here.

In multilayer construction, the plane-plane impedance is typically so low (< 10% of the trace impedance) that the amount of signal coupled into it is extremely small, even over discontinuities such as these.  Or another way to think of it: as long as there is an underlying pour uniting the board (e.g., a 100% coverage GND layer), it matters much less whether you have cuts in other layers (e.g., going from +3.3V to +5V domains, with their respective independent pours on the VCC layer), for when traces cross over those cuts.

Tim
Seven Transistor Labs, LLC
Electronic design, from concept to prototype.
Bringing a project to life?  Send me a message!
 

Offline marshallh

  • Supporter
  • ****
  • Posts: 1462
  • Country: us
    • retroactive
Re: Via Fencing and RF Desense
« Reply #2 on: November 08, 2014, 08:29:50 am »
Embedded stripline surrouneded by reference planes and via walls on the sides is an approximation of an ideal PCB-dielectric coax. Or something like that. Imagine the cutaway view and compare to a coax slice.
Verilog tips
BGA soldering intro

11:37 <@ktemkin> c4757p: marshall has transcended communications media
11:37 <@ktemkin> He speaks protocols directly.
 


Share me

Digg  Facebook  SlashDot  Delicious  Technorati  Twitter  Google  Yahoo
Smf