EEVblog Electronics Community Forum

Electronics => Projects, Designs, and Technical Stuff => Topic started by: ricko_uk on December 04, 2024, 12:14:05 am

Title: Altium 500 Clearance errors, NONE correct
Post by: ricko_uk on December 04, 2024, 12:14:05 am
Hi,
could someone please help with this, in 20 years of using Altium it never happened before and could not find any solution. It is very urgent because needed to send off to manufacture yesterday under massive pressure from the customer because it costs thousands of pounds every day of production being halted.

I am using Altium 21 and I have been routing the PCB all along with only one single clearance rule which is set to "all to all" and to a value of 0.15mm for all items and it works while routing (and I can also see the routing boundaries while routing) and they have been always respected automatically (while interactive routing it would not get closer than the allowed boundary gap of 0.15mm). So I routed the entire PCB.

Screenshot of the Clearance rule setup is also attached.

When I ran clearance error check at the end, as you can see from the attached screenshot, it brings up 500 clearance errors (it stops at 500 because that is the limit set but it might highlight many more, perhaps the whole PCB) but none of those are less than 0.15mm (and by far !!).

I reused a previous Altium PCB file (from a completed project) and the original one does not have any such errors (and never did).

Any idea how to fix it?

Thank you as always!!  🙏
Title: Re: URGENT HELP PLEASE: Altium 500 Clearance errors, NONE correct
Post by: Benta on December 04, 2024, 12:21:25 am
Here you go:
https://www.altium.com/support (https://www.altium.com/support)
Title: Re: URGENT HELP PLEASE: Altium 500 Clearance errors, NONE correct
Post by: ricko_uk on December 04, 2024, 12:26:33 am
Thank you Benta,

unfortunately don't have an active subscription.

Thank you
Title: Re: URGENT HELP PLEASE: Altium 500 Clearance errors, NONE correct
Post by: Electro707 on December 04, 2024, 01:19:40 am
try changing "Any Net" to "Different Nets Only" in your clearance rule

https://www.altium.com/documentation/altium-designer/pcb-electrical-rule-clearance?version=18.1#constraints (https://www.altium.com/documentation/altium-designer/pcb-electrical-rule-clearance?version=18.1#constraints)

It is also odd that the collision rule is stating "<0.11mm" while your clearance is set at 0.15mm. A small observation.
Title: Re: URGENT HELP PLEASE: Altium 500 Clearance errors, NONE correct
Post by: ricko_uk on December 04, 2024, 02:17:07 am
Thank you Electro707,

Changing that to "Different Nets" removed a lot of them, but still 137.

Yes, unclear why it shows that when the rule is set to 0.15

Thank you

Title: Re: URGENT HELP PLEASE: Altium 500 Clearance errors, NONE correct
Post by: moffy on December 04, 2024, 02:55:45 am
The fact that it is mentioning 'ARC' is it between an overlay and a track? If so it's not really a problem.
Title: Re: URGENT HELP PLEASE: Altium 500 Clearance errors, NONE correct
Post by: ricko_uk on December 04, 2024, 04:15:20 am
Thank you Moffy,

they are tracks from "rounded" length tuning.

Thank you
Title: Re: URGENT HELP PLEASE: Altium 500 Clearance errors, NONE correct
Post by: moffy on December 04, 2024, 05:22:15 am
I assume that the highlighted green parts are the errors, that's how they show up in my version of Altium. When I get continuous tracks that are part green I check that the sections are the same 'net' identifier, sometimes you get a 'no net' section connected to a named net and the ERC throws an errror.
Title: Re: URGENT HELP PLEASE: Altium 500 Clearance errors, NONE correct
Post by: temperance on December 04, 2024, 05:56:38 am
After chasing a problem which looks similar to yours some years ago it turned to be a problem with the layer stack up:

https://www.altium.com/documentation/knowledge-base/altium-designer/clearance-constraint-between-polyregion-on-multilayer-and-pad?srsltid=AfmBOopD-aTMUagpSVO8x4ZQCrr75M0ghTLpXjtXBrhbtOH7PUvvwFI1 (https://www.altium.com/documentation/knowledge-base/altium-designer/clearance-constraint-between-polyregion-on-multilayer-and-pad?srsltid=AfmBOopD-aTMUagpSVO8x4ZQCrr75M0ghTLpXjtXBrhbtOH7PUvvwFI1)