Author Topic: Dell Z9100-ON AVR54 Bug?  (Read 343 times)

0 Members and 1 Guest are viewing this topic.

Offline hurryman2212Topic starter

  • Newbie
  • Posts: 1
  • Country: kr
Dell Z9100-ON AVR54 Bug?
« on: January 26, 2024, 12:30:35 pm »
I cannot find any Z9100-ON AVR54 fix method (i.e. location of suitable faned-out LPC_CLK0 and 3.3V location to connect pull-up resistor) despite the fact the teardown (https://electronics360.globalspec.com/article/12270/teardown-dell-z9100-network-switch; See attachment too) of it shows it uses two SPI ROMs (probably boot ROM, not the SATA M.2 SSD) connected to probably-sourcing-LPC-clock Actel-Microsemi FPGA SoC & Dell has issued the advisory about AVR54 issue on this model too.

Since I am getting the one with B0 stepping, I want to know how to fix it. Is it OK to put the resistor on any faned-out location of LCK_CLK0 (probably TPM header will be the easiest but I don’t know that 12-pin header is TPM one. I do have an oscilloscope to distinguish the clock source though) and 3.3V (probably one of M.2 pins)?
 


Share me

Digg  Facebook  SlashDot  Delicious  Technorati  Twitter  Google  Yahoo
Smf