

**SONY****CXD7500M**

## Voltage Control Type Variable Resistor

### Description

CXD7500M is a resistive gate type MOS FET featuring linear current vs voltage characteristics over a wide range of drain voltage low distortion and good linearity make this device suitable for use as a voltage controlled variable resistor.

### Features


- Voltage controlled variable resistor
- Good linearity, low distortion variable resistor.
- As  $V_{DS}$ - $I_{DS}$  characteristics are linear through a number of  $\pm V$ , the dynamic range is wide.
- Signals up to VHF band can be handled.

### Structure

Silicon P channel MOS FET

### Package Outline


Unit: mm



### Absolute Maximum Ratings ( $T_a=25^\circ\text{C}$ )

• Drain to source voltage	$V_{DS}$	$-20(V_{GS}=0V)$	V
• Gate to substrate voltage	$V_{GB}$	-25	V
• Drain to substrate voltage	$V_{DB}$	-25	V
• Drain current	$I_D$	$\pm 15$	mA
• Channel temperature	$T_{ch}$	80	$^\circ\text{C}$
• Storage temperature	$T_{stg}$	-55 to +150	$^\circ\text{C}$
• Allowable power dissipation	$P_D$	150	mW

### Equivalent Circuit and Pin Configuration (Top View)



## **Electrical Characteristics**

(Ta=25°C)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Drain to source voltage	V <sub>DSS</sub>	I <sub>DS</sub> =-10μA	-20			V
Drain current	I <sub>DS</sub>	* V <sub>GS</sub> -V <sub>THE</sub> =-10V V <sub>DS</sub> =-2V, * V <sub>BS</sub> =10V	-6	-10		mA
Threshold voltage	V <sub>TH0</sub>	* V <sub>BS</sub> =0V, I <sub>DS</sub> =-1μA, V <sub>DS</sub> =-1V,	-0.4	-1.0	-2.5	V
Effective threshold voltage	V <sub>THE</sub>	* V <sub>BS</sub> =10V, I <sub>DS</sub> =-1μA, V <sub>DS</sub> =-1V,	-0.4	-1.2	-3.0	V
Min. channel resistance	R <sub>cho</sub>	* V <sub>GS</sub> -V <sub>THE</sub> =-10V, * V <sub>BS</sub> =10V, V <sub>DS</sub> =-1V,	150	200	300	Ω
Low frequency distortion	L <sub>THD</sub>	V <sub>in</sub> =0dBm V <sub>out</sub> =-6dBm f <sub>in</sub> =20Hz, * V <sub>BS</sub> =10V,		0.6		%
Standard distortion	S <sub>THD</sub>	V <sub>in</sub> =0dBm V <sub>out</sub> =-6dBm f <sub>in</sub> =1kHz, * V <sub>BS</sub> =10V,		0.4		%
Gete resistance	R <sub>(GS-GD)</sub>	V <sub>(GS-GD)</sub> =-10V	50		1000	MΩ
Gete cutoff current	I <sub>GSS</sub>	* V <sub>GS</sub> =-5V, V <sub>DS</sub> =0V, V <sub>BS</sub> =0V, * V <sub>BS</sub> =0V			-0.2	μA

\* V<sub>BS</sub>: Substrate (Base) -to Source Supply Voltage

\* G<sub>D</sub>, G<sub>S</sub> Shorted and tested.

## Electrical Characteristics Test Circuit

### Distortion

### **Channel Resistance**




Fig. 1

**Parallel Equivalent Capacitance**  
**Parallel Equivalent Resistance**













Fig. 2





- Example of characteristics at L attenuator circuit



- Circuit for Practical Use


- When used with source grounded

As the gate resistor is extremely high at several hundred MΩ and the resistance values uneven, it is advisable to attach a 1 to 10 MΩ external resistor. Moreover, the value of the coupled capacitance C is determined according to frequency band in use. As a guideline, use a cut off frequency less than 1/20 the lower limit value of the frequency in use.





## 2) For source to drain floating usage

Should the frequency of the control voltage be comparatively high and the transient distortion grow problematically worse, source to drain is used floating.



## 3) Attenuation of the spacecharge effect

To attenuate non-linearity caused by the effects of Sub spacecharge effect, feedback 1/2 the drain to source voltage. This should improve the distortion ratio.



## 4) Attenuator circuit examples

