Products > Test Equipment

Choosing a logic anaylser - will my expectations lead me to bankruptcy?

<< < (3/7) > >>

UniSoft:
Take a look DSLogic
https://www.dreamsourcelab.com/

RoGeorge:
I have a DSLogic, but it's rather expensive (by comparison with the typical dedicated $5-10 LA USB dongle with 8channels/24MHz, like the Saleae clones).

DSLogic has an FPGA as hardware, and adjustable logic levels, and can go up to many hundreds of MSa/s (mine goes up to 400MSa/s IIRC).  Beware that the max speed for most LA is given when only 2 or 4 inputs are used.  No matter the brand name, usually the max specified speed is not possible on all the available inputs at the same time.

The software for DSLogic is as usual, a customized sigrok + Pulseview packed together as "DSView".

BillyGo:

--- Quote from: RoGeorge on October 26, 2024, 02:39:39 pm ---I have a DSLogic, but it's rather expensive (by comparison with the typical dedicated $5-10 LA USB dongle with 8channels/24MHz, like the Saleae clones).

DSLogic has an FPGA as hardware, and adjustable logic levels, and can go up to many hundreds of MSa/s (mine goes up to 400MSa/s IIRC).  Beware that the max speed for most LA is given when only 2 or 4 inputs are used.  No matter the brand name, usually the max specified speed is not possible on all the available inputs at the same time.

The software for DSLogic is as usual, a customized sigrok + Pulseview packed together as "DSView".

--- End quote ---

The old version of DSLogic with Xilinx FPGAs worked almost perfectly with the original PulseView.

On DSView, they tried to make the UI look similar to Saleae, but it was a huge disaster.

ebastler:

--- Quote from: BillyGo on October 26, 2024, 03:17:47 pm ---On DSView, they tried to make the UI look similar to Saleae, but it was a huge disaster.

--- End quote ---

In which respect? I have the DSLogic on my wishlist, have played with DSView in demo mode and found it quite neat. Can you elaborate on its shortcomings, or link to reviews which do so?

tggzzz:
If an LA doesn't come with decent grabbers, then have a look at the prices for Tek and HP grabbers on fleabay ;)

One way of reducing the expenditure is to think carefully about how you can debug a circuit without an LA. Use a scope to assure signal integrity, then flip to printf() or a protocol analyser.

If you can afford more than the simple "grab everything and let the user delve for useful information on a PC", then it it worth getting something that does the bare minimum data reduction:

* ignores everything except during UUT clock transitions
* ignores everything except when specific signals are asserted, e.g. a chip select or write enableThat will enable you to isolate read/writes to specific i/o devices, and to only see the UUT's FSM states without irrelevant gaps where nothing happens.

You can get far more complex filtering and triggering, but the above two cover 90% of use cases.

Navigation

[0] Message Index

[#] Next page

[*] Previous page

There was an error while thanking
Thanking...
Go to full version
Powered by SMFPacks Advanced Attachments Uploader Mod