Products > Test Equipment
REVIEW - Rigol DS2072 - First Impressions of the DS2000 series from Rigol
<< < (355/566) > >>
Carrington:

--- Quote from: Wim13 on November 29, 2013, 03:03:25 pm ---
Has all to do with phase differences..

If you synchro the clock rate off the DSO with signal generator it stands still.

--- End quote ---
Yes, it seems logical.
tinhead:

--- Quote from: Wim13 on November 29, 2013, 03:03:25 pm ---
Has all to do with phase differences..

If you synchro the clock rate off the DSO with signal generator it stands still.

--- End quote ---

lol, Wim, what's that? of course there will be no phase variation (jitter) when measured signal is referenced to itself. But we not talking about that, but about the jitter added by trigger circuit, signal paths, FPGA design and potential firmware implementation.
Carrington:

--- Quote from: tinhead on November 29, 2013, 04:13:45 pm ---lol, Wim, what's that? of course there will be no phase variation (jitter) when measured signal is referenced to itself. But we not talking about that, but about the jitter added by trigger circuit, signal paths, FPGA design and potential firmware implementation.

--- End quote ---
Yes, it seems logical.

LOL...
marmad:

--- Quote from: tinhead on November 29, 2013, 04:13:45 pm ---lol, Wim, what's that? of course there will be no phase variation (jitter) when measured signal is referenced to itself. But we not talking about that, but about the jitter added by trigger circuit, signal paths, FPGA design and potential firmware implementation.

--- End quote ---

Sorry, man, I don't think you're correct. The jitter/offset (which, BTW, the new Siglent has as well as shown by Herman's GIF - so arguments of analog vs digital trigger don't hold water here) has to do specifically with some interaction between the main time base sample rate and the delayed time base. There is no jitter/offset (in this circumstance) outside of using Delayed Sweep.
Carrington:

--- Quote from: marmad on November 29, 2013, 04:25:34 pm ---Sorry, man, I don't think you're correct. The jitter/offset (which, BTW, the new Siglent has as well as shown by Herman's GIF) has to do specifically with some interaction between the main time base sample rate and the delayed time base.

--- End quote ---
Then are different and don't go on phase?  :-//


--- Quote from: marmad on November 29, 2013, 04:25:34 pm ---There is no jitter/offset (in this circumstance) outside of using Delayed Sweep.

--- End quote ---
It is true, good point.


--- Quote from: tinhead on November 29, 2013, 04:13:45 pm ---But we not talking about that, but about the jitter added by trigger circuit, signal paths, FPGA design and potential firmware implementation.

--- End quote ---
Then only, FPGA design and potential firmware implementation?  :-//
Navigation
Message Index
Next page
Previous page
There was an error while thanking
Thanking...

Go to full version
Powered by SMFPacks Advanced Attachments Uploader Mod