

**DSOs produced between Feb 2011 and June 2011**

**Tekway DST1xxxB DSO rev1.0.5**

**Hantek DSO5xxxB rev1.0.5**

**DSOs produced between June 2011 and May? 2013 (S/N < 15000)**

**Tekway DST1xxxB DSO rev1.0.7**


**Tekway DST1xxxB MST rev1.0.7**

**Hantek DSO5xxxM rev1.0.7**


**Hantek DSO5xxxB/BM/BMV rev1.0.7**

**Voltcraft DSO-1062D**


**Voltcraft DSO-3062C**



## CH1 Input Circuit



## CH2 Input Circuit



Q02\_1

HanTek DS05062D hw1007 → Jan 2012  
Valcraft DS03862C, DS01062D

MMBF493, SST4393 - CC PBE; CCG6B (CC) marked  
MMBF492 - K56, p6k marked  
MMBF493 - W6G, p6k; marked

Tekway DST1062B hw1007 Sep 2011  
BSRSLTIG - 60MHz

Tekway DST1202B hw0 100/200MHz  
JNST201 - PIKJF (P1) marked

Rigol E hw58  
MMBF1308 - 48 marked  
MMBF1309F1 - 6U marked

Rigol CA  
2K508 - K51 marked


ATTEN CML  
2K508 - K52 marked

**$RX2\_1 - RX2\_2 - RX2\_3 - RX2\_4$   
 Hantek / Tekway  
 200MHz - 280R 0.1%  
 100MHz - 301R 0.1%  
 60MHz - 365R 0.1%  
 original circuit have no Rxx !  
 Tinhead@eevblog.com version  
 200MHz - 270R 0.1%  
 add 2k2 as Rxx  
 All hw1007>= Jun 2012  
 280R 0.1%**

RA02\_1 - RA02\_2  
Hantek / Tekway  
200MHz - 33R 1%  
100MHz - 39R 1%  
60MHz - 47R 1%  
Tinhead@cevblog.com version  
200MHz - 33R 1%  
All hw1007 >= Jun 2012  
22R 1%

# Trigger Circuit

Q00\_1  
 Blank DISC0002 to 0007 -- Jan 2012  
 Volume DISC0002, DISC0003  
 DISC0003, SAT000 - CCPR0, CCGR0 (CC)  
 marked  
 Takaya DISC0002 to 0007 -- Sep 2011  
 DISC0002, TIC - 000000  
 Takaya DISC0002 to 0007 -- Jan 2012  
 Volume DISC0002, DISC0003  
 DISC0003, SAT000 - CCPR0, CCGR0 (CC)  
 marked  
 Rigel CA  
 200000 - 001 marked  
 ATEN CMC  
 200000 - 001 marked




# ADC Circuit


Clocks relative to FPGA Clock input (internal delay ignored)

FPGA Clock 8 - 0°  
 FPGA Clock 7 - 90°  
 FPGA Clock 6 - 180°  
 FPGA Clock 5 - 270°


























































































































FPGA Clock 1 - 45°  
 FPGA Clock 2 - 135°  
 FPGA Clock 3 - 225°  
 FPGA Clock 4 - 315°








### Sample/Hold Offset Control



# FPGA Circuit





# Front Panel Circuit





















## D



# SRAM Circuit



## SoC Circuit



# SoC Memory Circuit

A

A

B




B

C




C

D







D




SoC


























# Power Distribution Circuit







## PSU Circuit



### Option MSO (LAN/LA PCB)





# Option LAN





## hw1005 extra circuits



all these parts on this sheet are not populated, but i reversed the circuit from pictures and "restored" their function

	1	2	3	4	5	6
A						
B						
C						
D						
	1	2	3	4	5	6