STAT bits

7 R/~W
6 ~RST
5 ~NMI
4 ~INT
3 SYNC

Logic states must be clocked in on the falling edge of the 6502 Phi2o (phase-2-out) clock
