Author Topic: Digital Oscilloscope  (Read 1062 times)

0 Members and 1 Guest are viewing this topic.

Offline Sebeom

  • Contributor
  • Posts: 7
  • Country: kr
Digital Oscilloscope
« on: September 11, 2015, 03:40:50 am »

I  have a plan to design a digital oscilloscope. The ADC sampling rate is 5GSPS. We will get the ADC data using FPGA. We need higher sampling rate for high-end oscilloscope. So we consider the ETS(Equivalent Time Sampling). In case of random ETS, we need to know the time of ADC clock rising edge after trigger event using TDC(Time to Digital Converter). I think this job is very challenging because TDC time resolution need to be around 10ps. Is there anyone who has a good idea to implement the higher sampling rate using the other method?

Thanks, Sebeom

Share me

Digg  Facebook  SlashDot  Delicious  Technorati  Twitter  Google  Yahoo