Author Topic: hierarchical schematic BUS connection  (Read 1423 times)

0 Members and 2 Guests are viewing this topic.

Offline r4ptorTopic starter

  • Contributor
  • Posts: 19
  • Country: at
hierarchical schematic BUS connection
« on: March 27, 2025, 04:49:27 pm »
Hi,

I'm sure that I'm currently running into a simple and dumb error, but can't figure it out.

Scenario:
I have a Pi pico which will be connected to several MCUs. The SWDIO signal will be multiplexed and the MCUs are a design reuse block.

So I created the serval SWDIO signals with a bus, out of the mux.

This bus should be connected to 1...n SWDIO pins of the n MCUs.

However this does not seem to work. Compiling the schematics leads to "unconnected sheet entry designator SWDIO(1..24)" and the MCUs don't get their individual SWDIO lines.

Am I doing something completly wrong here? First time visiting busses, so most likey I screwed up :D

Thanks

[edit] routing the bus between the sheet symbols as bus, naming it SWDIO[1..24] on both ends, adding the net name to it and adapting the port name also to SWDIO[1..24], it too connected as bus, results in no warnings and errors.

However, the pins remain unconnected in the PCB :(

« Last Edit: March 27, 2025, 07:09:48 pm by r4ptor »
 

Offline thm_w

  • Super Contributor
  • ***
  • Posts: 9789
  • Country: ca
  • Non-expert
Profile -> Modify profile -> Look and Layout ->  Don't show users' signatures
 

Offline r4ptorTopic starter

  • Contributor
  • Posts: 19
  • Country: at
Re: hierarchical schematic BUS connection
« Reply #2 on: March 30, 2025, 12:10:06 pm »
Thanks, got it working.

I guess the naming scheme was not ideal and a net was missing.

The following configuration works:

 
The following users thanked this post: thm_w


Share me

Digg  Facebook  SlashDot  Delicious  Technorati  Twitter  Google  Yahoo
Smf