FPGA

CPLD passthrough in ISE

Vivado net delay tuning

« 1 2  All »

Vintage Altera

Reasonably priced FPGA dev board that has RF i/o?

ISE v14.7 on Windows10, through VirtualBox emulation

XC6SLX150:: any eval "essential" board?

Advice on an FPGA project

« 1 2  All »

Error In Encoder (Verilog Code)

Long time since I've played with PLD's.

Help me choose a starter kit

PMIC for Z7020

Spec-ing ADC to interface with FPGA

113 and increasing weekly blogs on the Xilinx Zynq

VHDL Case Statement

« 1 2 3  All »

iCE40HX4K

Stupid question - what does axis mean?

Implementing Verilog designs in real hardware

Gating the clock

Critique of first design

Resources for learning FPGA

« 1 2 3  All »

Derived clocks, best practices?

Basys 3 Pmod Tips

Reset in Verilog isn't working as planned

Cyclone III EPC4 flash - programming off board

5V CPLD?

Intel to spin off FPGA biz

FPGA SPI Timer, help needed

FPGA text overlay on HDMI - can't meet timing

SerDes headache on Xilinx FPGA

« 1 2  All »

Altera 5M80Z CPLD programs ok but little current draw

Xilinx ISE on Ubuntu

Simulating ISE 14.7 in Modelsim

FFT speed and Size

« 1 2 3  All »

Intel Analog FPGA's

Open source FPGA + DDR Memory 50mmx50mm PCB

XC7K325T Low cost Power management

« 1 2  All »

Why this simple code generates wrong results for MUL operation

GOWIN FPGA

« 1 2 3 4  All »

Hitting a breakpoint after n times!

« 1 2  All »

Port <i_Clk50MHz> has illegal connections.