FPGA

5V CPLD?

AES 256 FPGA core

Efinix Opal SOC on T8 FPGA

HDMI / DVI encoder, with audio, smart Quartus PLL integration, in SystemVerilog.

FPGA VGA Controller for 8-bit computer

« 1 2 3 4 5 6 ... 96 »

GOWIN FPGA

« 1 2 3 4  All »

[SOLVED!] Vivado elaborate fails

Parameters and generate

EBAZ4205 (Zynq-7000 based development board)

« 1 2 3  All »

Any suggestion for small FPGA or CPLD in non BGA/CSP/QFN housing

SQRL Acorn as an interesting Artix-7 board?

« 1 2 3 4 5  All »

MicroBlaze - how to communicate with rest of FPGA?

Verilog equivalent of a variable?

Good books on Computer Architecture and CPU design

Numato Labs Mimas A7 Mini FPGA Development Board - your experiences?

Altium Nanoboard NB300AL - Altera Cyclone III Board

More Efficient MAC operation

Why this simple code generates wrong results for MUL operation

Custom Spartan-7 FPGA board for beginners

« 1 2 3  All »

[Xilinx SDK] Target reset in debug perspective

Gowin DSP, signed or unsigned? Or does it matter?

« 1 2 3  All »

Xilinx Stanford Digilent NetFPGA Open Platform Gigabit Network Development

SPI flash security register issue

Xilinx DCM/PLL phase noise

Is this how MIPI DSI FPGA Bridge implemented? Constructive Criticism needed

Total beginner at FPGA

« 1 2 3  All »

Top Level Module IceCube2

Warnings and FPGA design

Derived clocks, best practices?

FPGA to switch output ports

How to start with FPGA? Replacement for STK673-010.

Zynq board throws "pl35x_nand_cmd_function timed out" error

Power dissipation calculation for FPGA-ADC interface

Altera / Intel Arria 10 clk, PLL input pin

Sipeed Tang Nano embedded flash programming

clock divider circuits / how would you design them without just copying?

The Cheapest FPGA Development Board?

« 1 2  All »

IceStudio with Ice40 UltraPlus Breakout

Spartan 6 Bitstream Configuration Protection

Lattice ECP5: opinion?