FPGA

GOWIN FPGAs

FPGA Clock (setup slack) issues.

« 1 2  All »

Tthe VDF Alliance FPGA Competition.

Error In Encoder (Verilog Code)

Help with this verilog video

Lattice Diamond v 3.11 on Linux: problem with ftdio_sio

Should a new EPM3064A be 'blank'?

Commenting verilog code - best practice?

Quartus programmer chain file [Solved]

2019, the best way to learn CPU on FPGA

Lattice XP2 DCS issues

Selecting pin impedance on fpga

problem with LVDS Oscillator on Zynq borad !!!!!!!

FPGA application examples

input [7:0] data; in verilog. Serial or parallel?

Very simple FPGA for ADC 12-bit

A Xilinx Kintex 7 board on AliExpress?

« 1 2  All »

case statement written so output is low, but sim shows high pulse?

Going to learn FPGA, seeking advice about choosing dev. board etc.

« 1 2 3  All »

Cheap in-system FGPA programming

« 1 2  All »

CPLDs - which one to start with

GOWIN FPGA

« 1 2 3  All »

Are Xilinx XC7A35T actually the same die as something else or...?

« 1 2  All »

VHDL add and divide

Debouncing technique for a SPDT switch connected to CPLD

Anyone try repeating this guys genetically evolving FPGA experiment?

« 1 2  All »

FPGA Algorithm Projects

asynchronous reset mechanism of D flip-flop in yosys

« 1 2 3  All »

Xilinx is now available at Mouser!

Register power consumption on FPGAs

Some thoughts on AXI pipe handshake protocol and timing closure

CPLD stepper motor AN488

Vivado is shit at timing optimization?

« 1 2  All »

Verilog module with SPI needs to read AXI

Fractional-N frequency synthesis does not work on Mach XO2 FPGA

clock gen on fpga simulates correctly but doesnt work in hardware.

SPWM in verilog timing issue

Odd connectivity/signal integrity issues with FMC VITA FPGA connector

xilinx xc4000 - anyone worked on it?

Altera 7000 dev board