FPGA

Test bench critique. First time using tasks and $display

(book) Pipelined Multi-core MIPS, Implementation and Correctness

Best RETARGETABLE C compiler for FPGA CPU projects?

« 1 2 3  All »

Open Source Verilog Package Manager

The cheapest FPGA+MCU integration in one chip I ve ever seen in China

FPGA USB3.0 Mass Storage mode?

Xilinx MPSoC and RFSoC, what is the big deal?

Clock Enable and timing constants

Guide: Getting Xilinx ISE to work with Windows 8 / Windows 10 (64-bit)

« 1 2  All »

JTAG Programming on PLUTO PLUS or ADALM Pluto

Gating the clock

New Efinix FPGA family - Topaz

Yosys adds support for PolarFire FPGAs

Do you find Efinix development tricky?

Ethernet and FPGAs?

« 1 2  All »

Is the F4PGA / Chipsalliance project still active?

Advanced VHDL series from scratch

Zynq: LPDDR2 worth it?

TinyTapeout

Lattice FPGA programmer

Lattice Avant E

Best approach to drive several ADCs with a Xilinx Zynq 7010

declaration of wire[0:0] producing undefined behavior.

Protecting against bus contention in prototype

How to simulate/testbench with IceStudio?

Where to get the system reset signal on an ICE40UP5K ?

Metastability synchronizer or positive and negative clock edges?

How is it decided what to "bin" in a design for functional verification?

VUnit, UVVM, OSVVM: What are similarities and differences?

« 1 2  All »

Bug in IVerilog and Yosys : non-constant function - fixed

cheap fpga recommendation

Newbie with Vivado and XMD Console questions please?

A FPGA Audio System in raspberrypi size and open source later.

How to drive wheel on FPGA?

Copy of 18CV8 - question

Alchitry CU (Lattice iCE40HX8K CB132) 3D GPU example

Best tool to read Lattice LCMXO2-256HC-4SG32C

GateMate - An European FPGA

AMD/Xilinx releases Microblaze V softcore

capture data from ADC with ISERDESE not working