FPGA

Comments on this schematic to program an ICE40

How to infer which features of a state machine dominate timing?

The cheapest FPGA+MCU integration in one chip I ve ever seen in China

« 1 2  All »

Timing constraints on a clock divider

Intel selling off 51% of Altera

Estimating FPGA size from number of constants stored

Latency of DE0-nano ADC

Problem with init Zynq Ultrascale

JTAG nonfunctional after configuration (how to use KEY_VERIFY jtag command?)

SATA Scrambling Algorithm

OSERDES output data delay

Looking for open source pcb for FPGA SoM, Zynq, Artix, Cyclone 4/5

CPLD Protection Diodes on JTAG Header - "R1" SMD MARKING

CPLD - Read Bitfile With Xilinx ISE 14.7

Is a DIY CPLD programmer possible? How would I do it?

Hobbyist: FPGA between MCU and external memory?

« 1 2 3 4 5 6  All »

10Gb SFP pairs over short SATA (6Gb)

Question about Zynq 7000 banks

Guide: Getting Xilinx ISE to work with Windows 8 / Windows 10 (64-bit)

« 1 2  All »

Books for learning Verilog as a beginner

Anyone designed with Agilex5 yet, and from Xilinx world ?

Resources for code generation for signal processing components

Looking for the version 4.0 of the Atmel Prochip Designer

VHDL Made Easy (David Pellerin, Douglas Taylor) CD content

Lattice FPGA Read the bitfile

Someone has the file modelsim-win32-6.6c-se.exe or modelsim-win32-6.6d-se.exe?

Programming Zynq 7000 board via FT232 breakout board

Device programmers that can program TMS2716 (+5, -5, +12 with 25Vpp)

Different behaviors in clock drivers in beginner VHDL testbench

A more precise clock PMOD

What can be applied?

Lattice JEDEC Files Valid?

Signals in VHDL

CPLD / FPGA for a GPSDO?

Can someone point me towards the hardware/software needed to program ATV750CL?

SPARTAN 6 DNA_CYCLES

Cheap 250Mbs Link between Boads

« 1 2 3 4 5  All »

Digital Oscilloscope Design with FPGA

« 1 2  All »

Kintex Transceiver Init

ChipScope waveform viewer application