Hi all,
I have a design that needs to be ported to a modern FPGA.
The hardware design is done and i can program the new FPGA.
The old code however is written in ABEL and used ispLever.
With some research i'm feeling that ABEL to VHDL conversion is not quite possible through a conversion tool ?
Anyone has got any experience on the lattice platform of converting this ?
Kind regards