Author Topic: The Art of Decoupling  (Read 2261 times)

0 Members and 1 Guest are viewing this topic.

Offline Adamt99Topic starter

  • Newbie
  • Posts: 7
  • Country: gb
    • Adiuvo Engineering & Training
The Art of Decoupling
« on: January 19, 2016, 03:48:29 pm »
Hi,

I have been writing blogs on engineering topics for a number of years now, I thought people here might be interested in this one on decoupling.

http://adiuvoengineering.com/?p=40

Adam
 

Offline electrolust

  • Supporter
  • ****
  • Posts: 562
  • Country: us
Re: The Art of Decoupling
« Reply #1 on: January 21, 2016, 09:10:18 am »
Very good!

Very approachable yet full of deep technical info.  At least to a beginner like me.  I really enjoy your writing style, it is a rare skill.

May I offer a couple of comments?  Keep in mind, I am a beginner so these are more editorial comments.  I am only just able to understand the article itself.

The article is written for an existing practitioner, clearly.  I mean, someone who probably already knows the practical model of a capacitor.  So, eg, the model of a capacitor isn't so much educational (and anyway, easily and trivially found anywhere and your article isn't about such fundamentals that are easily learned) as it is intro for the rest of the discussion.  So it is valuable to describe.  OTOH, spelling out Surface Mount Technology before presenting the abbreviation SMT hits the wrong target audience.  I mean, you don't describe what a via or micro-via is.  So you don't need to expand SMT.  It just slows down the flow IMHO.  Same for ESR/ESL and other terms.  You shouldn't expand those terms for the same reason you don't bother to expand AC, DC, PCB, etc.

You write that we must understand the construction of a capacitor, but you don't describe its construction.  And indeed I don't think such understanding was necessary.

The bit about others not being able to tell you why physical proximity matters is really self-serving, even crass.  One should not preface some deep explanation with a statement of how great one is for having such knowledge, and how pedestrian most others, who apparently have mere claims to greatness, are.  A more simple, "it is commonly known that ..." and "let's describe why that is the case", would serve you much better.

After going to great lengths to state we must understand why placement has an effect, you do so quite well.  In fact I think that is the heart of the article.  But I find it ironic that you distill it down to some rules without discussing the reasons for those rules!  Why is a cap ineffective further than 1/4 wavelength away?  What is the basis of the 1/40th rule?

"dialectic constant"?  Is that a spell check error, or is there such a thing that I am just not aware of.  I'm nearly certain you meant dielectric.

I wish at the end there was some other way to introduce HyperLynx Power Integrity from Mentor Graphics.  I bet HyperLynx Power Integrity from Mentor Graphics is a really great tool (sounds like it), but the way it is presented makes me think I just got burned by reading an ad for HyperLynx Power Integrity from Mentor Graphics.  Perhaps if you left off the "from Mentor Graphics", and perhaps if you named another tool (since you say tools, plural).

I wonder are there any design tools for decoupling networks?  As opposed to HyperLynx Power Integrity from Mentor Graphics which sounds like it is a design verification tool.  Based on this article it just seems to me (as a 15+ year software veteran) this is an easy problem to completely automate away.  (If you already know the power supply noise, if not you'd have to measure it but then you plug that into the tool.)
 

Offline T3sl4co1l

  • Super Contributor
  • ***
  • Posts: 22435
  • Country: us
  • Expert, Analog Electronics, PCB Layout, EMC
    • Seven Transistor Labs
Re: The Art of Decoupling
« Reply #2 on: January 21, 2016, 10:21:58 am »
Doesn't go very far beyond repeating traditional advice, which isn't very good advice as it turns out...

For example:

SRF is package and layout dependent.  Picking a given SRF and ESR is approximately meaningless, once placed in circuit.

The "combined" graph given is highly unlikely to be obtained from the combination discussed.  It looks perhaps like the curve was created by connecting |Z| in parallel, which is fundamentally wrong.  Parallel resonances exist between series resonances, and these can have impedance peaks well above the original curves.

I'd like to see some SPICE simulations of typical power distribution networks including parasitics.  That is, making assumptions about the inductance of typical trace length and width, and capacitance of power planes.  These can be very illuminating, especially in regards to topology: not even necessarily, whether it is preferable to use a given value or set of values, but how best to connect them.

Analyzing the PDN as a network of transmission lines is very valuable.  One then sees bulk capacitors (electrolytic and tantalum) not as "bulk storage", but rather as simple termination resistors -- the ESR is necessary to provide damping of the series and parallel resonances, and a linear (point to point) network may benefit from using two (one at the first and last nodes), and random or star networks may benefit from more.

The addition of explicit inductors, for filtering, can make the impedance much worse, and proper termination values become even more important. :)

Tim
Seven Transistor Labs, LLC
Electronic design, from concept to prototype.
Bringing a project to life?  Send me a message!
 


Share me

Digg  Facebook  SlashDot  Delicious  Technorati  Twitter  Google  Yahoo
Smf

 

-->