Author Topic: Altium "nets wire <name> has multiple names" error/warning  (Read 472 times)

0 Members and 1 Guest are viewing this topic.

Offline dnparadiceTopic starter

  • Contributor
  • Posts: 16
  • Country: us
    • Blatant Git projects promotion
Does any one know a way to get the compiler to report an error for nets with multiple names, but ignore when the other net name is a sheet entry? 2847538-0
 

Offline thm_w

  • Super Contributor
  • ***
  • Posts: 9818
  • Country: ca
  • Non-expert
Profile -> Modify profile -> Look and Layout ->  Don't show users' signatures
 
The following users thanked this post: dnparadice

Offline dnparadiceTopic starter

  • Contributor
  • Posts: 16
  • Country: us
    • Blatant Git projects promotion
Re: Altium "nets wire <name> has multiple names" error/warning
« Reply #2 on: June 24, 2026, 11:17:44 pm »
https://www.reddit.com/r/Altium/comments/1nq5ax9/net_has_multiple_names_error_when_using_signal/

You can try turning off sheet entry naming net.

Yes, turning off "Allow Sheet Entries to Name Nets" does the trick. Thanks!
 


Share me

Digg  Facebook  SlashDot  Delicious  Technorati  Twitter  Google  Yahoo
Smf

 

-->