1
FPGA / Re: Help on translate schematics to Verilog.
« Last post by caius on Today at 07:18:25 am »Thanks for reply.Is the tristate buffer of my picture with inverted output?All other images on the net have no circle on the output (like the attached image, it's the Quartus primitive)