FPGA

Altera MAX V vs MAX II. Any substantial reason to ever consider the Max II?

WTB: Altera Cyclone V GT Development Kit

Vivado - ports not connected in implemented design

Xilinx Microblaze - bootloading from flash

« 1 2  All »

Xilinx SDK - preconfigure DDR with data?

Numato Labs Mimas A7 Mini FPGA Development Board - your experiences?

MicroBlaze - how to communicate with rest of FPGA?

S_AXI_AWREADY always red X in Vivado simulator

[SOLVED!] Vivado elaborate fails

Xilinx SDK - library for regex?

48-bit unsigned integer to 32-bit IEEE-754 float for Xilinx 7-series (VHDL)

Vivado - pin location conflict. Bug?

Vivado - strategies for resolving timing errors

MGTAVTT and MGTAVCC power supply in Kintex development board

TVS diodes in FPGA development boards

Power supply for FPGA

« 1 2  All »

Understanding a circuit

Flash devices for FGPA

IBIS model for DDR4 memory

LPDDR4 memories

Interfacing AD9625 with FPGA

Xilinx Programming for xc9536

Sampled AT40K10-2DQU Now What?

Arrow DECA MAX 10 board for $37

« 1 2 3 4 5 6 ... 8  All »

Schematic for old QMTECH Zynq XC7Z010 Starter Kit

PMOD I2S2 codec attenuation with Cyclone IV

About that Wishbone B4's "SEL_I" signal

FPGA design: bus size vs die size

A simple Clock Domain Crossing (CDC) strategy

Address decoder

3 bit Dff Counter Issue

Reducing Power Consumption of Lattice MachXO2

Programming Lattice MachXO2: "Password key required"?

Searching for Launch Diagun firmware from EPM240 Chip.

What HDL to start with

« 1 2 3 4 5 6  All »

Original SiLego Mixed Signal FPGA Legacy- Old Software?

Newbie DRAM interfacing questions

Nesting arrays

PCI S1300 FPGA development board

Why cant I add a 5th state to my state machine?