FPGA

XC9500XL : using "Timing driven" macrocells power setting

Pull-up/pull-down resistors

Multiple MIG controllers clocking

SD card/SDIO 3.0 level translation solution

« 1 2  All »

FPGA for beginner

« 1 2  All »

UART recommendation? Verilog/VHDL, supports 2 stop bits

Flash backed LLMs on FPGA?

Programming (non-JTAG) MAX7000 devices

« 1 2 3 4 5 6 ... 9  All »

Xilinx DDR Controller Strange Behavior in Sim

Avnet for Xilinx XC3S400A

I need to get my head around timing (Xilinx)

Maximum utilisation

Calculateing the size of a pipeline vector

The Blair Witch story of my first FPGA devboard made from a printer front panel

IC configuration approach - Hardware vs. software

Vcd Viewer (VcdView) upgrade available (now with equations)

YoSys: status?

« 1 2  All »

Internal POR on MachX02

Where can I find 3D model of 5CEFA7F23I7N?

LFE5UM5G-85F-LMP-EVNG

USB BLASTER (FTDI245 vs ch552x) Quartus “No Hardware”

any VHDL-Geany? any beautifier?

Digital, Java rtl sim, with vhdl and verilog support (educational only)

Cheap 250Mbs Link between Boads

« 1 2 3 4  All »

iCEBreaker bitsy project status

Modern replacement for Altera EPM7064LC84-15

Understanding Metastability Symptoms

I'm confused about some simulation results, strobe confusion

VHDL: How to print out variables' value?

Renesas "lowest cost" ForgeFPGA low-density FPGA - free eval boards

« 1 2 3  All »

Help getting started with ModelSim

Dual Data Rate on Artix7 FPGA - PSRAM interface

Xilinx 7-Series vs. Efinix Titanium/Topaz for PCIe endpoint

Altera FLEX 8000: Extracting "bitstream" from .sof file?

shocked, how can a 60Mhz pixelclock LCD have 50PIN 24Bits TTL interface?!?

Cyrite HDL 'official': Python HDL and verification

Microsemi/Microchip Polarfire tools . what are they like ?

Test bench critique. First time using tasks and $display

(book) Pipelined Multi-core MIPS, Implementation and Correctness

Best RETARGETABLE C compiler for FPGA CPU projects?

« 1 2 3  All »