FPGA

Which FPGA does Siglent SDG2000x has?

Switch between two inouts

AXI arvalid signal

Beginner reg question

Altera to Xilinx

Basic Clock and PLL Question -- reading datasheets

Rant about the quality of embedded SW support from FPGA manfacturers

Artix-7 GTP transceiver as delta-sigma DAC

Embedded Graphics Interface GUI

Understanding Skid Buffer Mechanism

Zynq and device drivers in Linux for custom peripherals designed in VHDL

Unable to download iCEcube2 from Lattice

Critique of first design

Resources for learning FPGA

« 1 2 3  All »

lattice batch compilation

Arria 10 FPGA's in china

Xilinx Programming for xc9536

Help with PS2 keyboard interface?

FPGA :how relevant is HDL based development??

Entry level FPGA engineer interviw questions feedback.

Xilinx Video Series

Quartus / QSYS - WSL

Verilog - elegant solution for variable width definition

Xilinx Impact 10.1 incorrectly identifying SpartanII FPGA as VirtexE

Simulating BRAM with lattice/aldec tools

Using Vivado in tcl mode.

Gigabit Ethernet Example code

Anyone played with these cheap ($50) Zynq boards

« 1 2  All »

High Level Discussion of Vitis

What caused high spikes in FPGA market in 2000

Constructive Criticism for SPI master Verilog Code needed!

resources needed on how to build a synthesizable pipeline in verilog

Xilinx Announces Vitis

Low power FPGA

« 1 2  All »

External 10Gb/s 25Gb/s ethernet phys?

How much "Higher level" verilog is used in industry? (Adder example)

« 1 2  All »

Reset - Sync, Async or None At All

How do I initiate multiple instances of 1 module in verilog?

FPGA Delta-sigma modulator IP

FPGA with two DDR2/3 PHY and free dev tools