FPGA

Altera MAX 10 accessing lpddr2 sdram

Running DOOM on a tiny ice40

[Xilinx SDK] Target reset in debug perspective

[SOLVED!] Vivado elaborate fails

Parameters and generate

Verilog equivalent of a variable?

Good books on Computer Architecture and CPU design

More Efficient MAC operation

Why this simple code generates wrong results for MUL operation

Gowin DSP, signed or unsigned? Or does it matter?

« 1 2 3  All »

Xilinx Stanford Digilent NetFPGA Open Platform Gigabit Network Development

Xilinx DCM/PLL phase noise

Is this how MIPI DSI FPGA Bridge implemented? Constructive Criticism needed

Total beginner at FPGA

« 1 2 3  All »

Top Level Module IceCube2

Warnings and FPGA design

FPGA to switch output ports

How to start with FPGA? Replacement for STK673-010.

Zynq board throws "pl35x_nand_cmd_function timed out" error

Power dissipation calculation for FPGA-ADC interface

Altera / Intel Arria 10 clk, PLL input pin

Sipeed Tang Nano embedded flash programming

clock divider circuits / how would you design them without just copying?

The Cheapest FPGA Development Board?

« 1 2  All »

IceStudio with Ice40 UltraPlus Breakout

Spartan 6 Bitstream Configuration Protection

Trim Unwanted logic from Xilinx IP

FPGA Active Open Source Projects

« 1 2  All »

Verilog blocking assignments

DE10-Nano JTAG broken?

Testbench waveform creator application?

GOWIN FPGAs

USB to multichannel PCM

Altera Cyclone II mini board: why hardwire external pins?

Gowin B-SRAM Bit Ordering

Ft2232h fifo realtime data stream

Open source FPU with 1 cycle performance

« 1 2  All »

GAL16V8 and wincupl: replicate an output

Do you know why this code Keeps crashing!

ICE40up pll with external clock howto ?