FPGA

2nd Order Sigma-Delta Digital to Analogue Converter (SD-DAC) in Verilog

« 1 2  All »

Xilinx ISE - how to improve erratic timing optimization?

« 1 2 3  All »

How do I write VHDL that can keep up with a 6.6Gb/s GTP?

Programming CPLD

Spartan-6 DCM_CLKGEN -- unexpected derived timing constraints

FPGA ide, currently using quartis 2

Quartus M10K ModelSim fails

Picking a "core frequency" for a FPGA

« 1 2  All »

Getting a Verilog PS/2 interface working

« 1 2  All »

Altera configuration Flash - crazy prices - alternatives?

Using code to remove bounce

Tasks in Verilog on Clock edges

Spartan-6 CCLK switching to 50 MHz -- why?!

Counting in state-machines

How to hack the EP1K30TC144-3N ?

ADC with Altera Cyclone FPGA - internal and external (I2C) implementation

« 1 2  All »

Creating a simple testbench

Programming ICE40 FPGA on a board?

Your choice for <$3 FPGA/CPLD with >50 IO, >200 LUT4?

How often do new series of FPGAs come out (xilinx)

Developer runs Doom on Altera CycloneV

TL866CS on Linux/ WINE

What are CPLDs, do they still play a role, how to program them?

FPGA SD controller issues - Cross Domain Clock issue?

How to evaluate as a Beginner how much will fit in a certain amount of LUTs?

[Vivado] Strange timing of the simulation run

FTDI based Xilinx programmer supported by ISE

« 1 2  All »

[Constraints 18-5210] No constraints selected for write.

Arithmetic operation caches

Gowin AR (GW2AR-LV18QN88C8/I7) dual mode pins!

[Closed:Faulty] Clock works intermittently - Cyclone IV board from Aliexpress

XC6SLX150:: any eval "essential" board?

Goldschmidt Division

Understanding SDI video data format

« 1 2 3 4 5 6 7  All »

Values of signals AT the rising/falling edge

Xilinx timing constraints: How to describe stationary inputs?

Looking for docs for Pico E-102 board.

Failed coverage in NoC coding

GAL16V8D in a hurry

Kemei FPGA?