FPGA

YoSys: status?

USB BLASTER (FTDI245 vs ch552x) Quartus “No Hardware”

I need to get my head around timing (Xilinx)

LFE5UM5G-85F-LMP-EVNG

any VHDL-Geany? any beautifier?

Digital, Java rtl sim, with vhdl and verilog support (educational only)

Cheap 250Mbs Link between Boads

« 1 2 3 4  All »

iCEBreaker bitsy project status

Modern replacement for Altera EPM7064LC84-15

FPGA for beginner

« 1 2  All »

Understanding Metastability Symptoms

I'm confused about some simulation results, strobe confusion

VHDL: How to print out variables' value?

Internal POR on MachX02

Renesas "lowest cost" ForgeFPGA low-density FPGA - free eval boards

« 1 2 3  All »

Help getting started with ModelSim

Dual Data Rate on Artix7 FPGA - PSRAM interface

Calculateing the size of a pipeline vector

Xilinx 7-Series vs. Efinix Titanium/Topaz for PCIe endpoint

Altera FLEX 8000: Extracting "bitstream" from .sof file?

shocked, how can a 60Mhz pixelclock LCD have 50PIN 24Bits TTL interface?!?

Cyrite HDL 'official': Python HDL and verification

Microsemi/Microchip Polarfire tools . what are they like ?

Test bench critique. First time using tasks and $display

(book) Pipelined Multi-core MIPS, Implementation and Correctness

Best RETARGETABLE C compiler for FPGA CPU projects?

« 1 2 3  All »

Open Source Verilog Package Manager

The cheapest FPGA+MCU integration in one chip I ve ever seen in China

Programming (non-JTAG) MAX7000 devices

« 1 2 3 4 5 6 ... 8  All »

FPGA USB3.0 Mass Storage mode?

Xilinx MPSoC and RFSoC, what is the big deal?

Clock Enable and timing constants

Guide: Getting Xilinx ISE to work with Windows 8 / Windows 10 (64-bit)

« 1 2  All »

JTAG Programming on PLUTO PLUS or ADALM Pluto

Gating the clock

New Efinix FPGA family - Topaz

Yosys adds support for PolarFire FPGAs

Do you find Efinix development tricky?

Ethernet and FPGAs?

« 1 2  All »

Is the F4PGA / Chipsalliance project still active?