FPGA

Notes on Gowin ALU Primitive Usage

Simulating Memory in verilog

declaration of wire[0:0] producing undefined behavior.

Bug in IVerilog and Yosys : non-constant function - fixed

Bram Memory Size Configuration

Calculateing the size of a pipeline vector

Clock Enable and timing constants

Gowin Vs. Yosys

Any clue with this HDMI IC Chip is = "TC9138A" (QFN package)?

Alternative to system generator Xilinx Fpga

Trim Unwanted logic from Xilinx IP

Fpga verification when to do

FPGA :how relevant is HDL based development??

JESD204B IP core on Artix FPGA

MAC for xilinx FPGA

Edgeboard lite

Heber Pluto 6 embedded gaming machine control board with Coldfire and FPGA

Lattice IP use with Modelsim

FPGA Bluetooth Project

Pmod BLE Module with MCU

FPGA Nexys A7 100T Board with PMOD ESP32

FPGA Verilog Project - Saving values for future processing

FPGA Bluetooth/WiFi Project

PCB design for FPGA DDR4 - Looking for books for novice on SI/PI

Does it exist Xilink Ultrascale courses not too expensive

Why does my macrocell count increase?

Help getting started with ModelSim

Help with Verilog vectors

Newbie ModelSim question

Project Hierarchy: Create subdesign from Quartus project

Quartus: FIR filters using megafunctions

Quartus Simulation Error: Formal port ".." has OPEN or no actual associated with

What the hell is up with Vitis HLS.

Implementing Carry Look Ahead Adder

Simplest / Cheapest FPGA for bulk SPI to USB

How to program 82S100 devices

Low budget FPGA needed

« 1 2 3 4  All »

A7-FTG256: Decoupling caps on unused banks

DDR3L -> DDR3 compatibility

Forth (e.g. Mecrisp-Stellaris) on a Zynq?

« 1 2  All »