FPGA

Software for ACTEL FPGA A1020A ?

Getting Started with a Alinx AN108 and Cyclone 2 Board Help

Programming Flash on Spartan 3E Starter Kit

Quartus II PLL megawizard usage confusion

Need help debugging SDRAM controller

softcore for learning purposes

« 1 2 3  All »

Boot ICE40UL1K from NVCM

Is here any speed difference in MidRange FPGAs from different manufacturers ?

Altera JTAG UART output to GDB

What are FPGAs used for today and with what tools?

« 1 2  All »

Anlogic Fpga Tools

Erasing Microchip ATF series CPLD after setting security fuse - possible?

Suggestions For Communication Between Multiple FPGAs

Elastic buffers, join and fork structures

Can you use a uC's DACs for (low-power) FPGA power-supply sequencing?

Student classes and using block diagrams

Quartus: FIR filters using megafunctions

Quartus Simulation Error: Formal port ".." has OPEN or no actual associated with

Project Hierarchy: Create subdesign from Quartus project

Visualize the PCIe communication protocol

ISE v14.7 on Windows10, through VirtualBox emulation

Structural design

set_multicycle_path questions

Issues programming TinyFPGA AX2

Using Cyclone 3 chip on PCB

Simplest / Cheapest FPGA for bulk SPI to USB

Synchronous FIFO sizing issue

Finding the minimum absolute value for a set of integers

how to work an instantiation template (verilog-Xilinx) into SV design?

Good FPGA Starting Point?

« 1 2  All »

USB NRZI data encoding

2 Word, first word fall through (FWFT) FIFO, FIFO style elastic buffer for speed

Uninitialized reg in simulation vs. synthesis

« 1 2  All »

usb verilog softcore questions

Lattice Symplify:Help accessing signals in deep submodules for debug

"buy cheapest fpga board you can find" - i struggle to find tutorials (ISE)

Industry going to SV for synth instead of verilog? NOT DISCUSSION ON WHIC BETTER

am I the only one who thinks Vivado/Vitis is a muddled mess?

« 1 2  All »

Is This a Good Beginner FPGA?

Quartus Prime 18.1 Can't fit design in device