FPGA

VCD to CSV Conversion

Best and Worst HDL Features

AHB-Lite Crossbar

[SOLVED] Cyclone III project on Windows 10 with Quartus V13

Hitting a breakpoint after n times!

« 1 2  All »

C/C++ compiler for softcore CPU

« 1 2  All »

Virtex-5 development board

Synthesis : Pan's Algorithm

Looking for Enterpoint development board manuals

Divide/Mod a 32-bit value by 1000.

Understanding Timing Constraints

FPGA high speed data processing?

FPGA Algorithms, what?

JTAG simulation on Lattice MachXO2

PLLs or otherwise clock management blocks with clock enables

Looking for resources, FIR filter design / coding

Moving design between different variants

FPGA BRAM power consumption, how to figure this out?

VHDL - Why is my testbench signal "X" (= bus conflict)?

Looking for good 32 bit pseudo RNG in SystemVerilog.

Easy way to see number of registers along datapath in Vivado?

FPGA DSP filter to convert 16bit words to 10bit words at higher sample rate

LFSR toggle rate?

Xilinx ISE implementation stage issues

Simulating Gowin IP cores

FPGA prices WTF

FPGA for DRAM based memory expansion

Simulating ISE 14.7 in Modelsim

how to decrypt Xilinx IPCORE source code

Heavily configured FPGAs

SOLVED: Multi-tier LUT based round-robin arbiter, Modelsim=Ok, Quartus=1h compi

Newbie looking for advice on small glue logic in CPLD/FPGA/...

Low input frequency (1MHz) multiplication via PLL

HDL code for positive edge triggered J-K flip-flop with preset and clear

Port <i_Clk50MHz> has illegal connections.

Introducing delay between outputs on Max II CPLD

Some notes on building nextpnr on Mac

Alternative to system generator Xilinx Fpga

generate SPI in verilog

SystemVerilog Combinational weighted priority selection routine.