FPGA

Spec-ing ADC to interface with FPGA

Verilog 101: Clock Domain Crossing?

verilog conditional compilation with several flags in condition

tinyFPGA AX2 or BX stock?

LED Matrix Logic

Gowin: Any faster way to re-program the embedded Cortex-M3?

Gowin: JTAG device detection failure (pretty scope pictures included!)

GOWIN FPGA. Packages removed from documentation. Why?

Implementing Verilog designs in real hardware

issues with synthesis and implementation of quad SPI flash controller

LFSR

Where are gowin FPGAs available for an actually reasonable price?

Xilinx XC3S1200 Bitstream - Microblaze pack extraction

Cheap PCIe FPGA cards on Aliexpress

VERILOG: Equality test with don't cares

About that Wishbone B4's "SEL_I" signal

Spartan3e with BPI flash

What has happened to my Vivado Project?

Idea to use SPLD chips(PEEL18CV8ZP)

STA timing closure for asynchronous FIFO

Help, how to program TMS32F2812GHHA

Python Modules/Libraries?

« 1 2  All »

LDPC soft decoding - a breadcrumb trail for others.

Hacking surplus Pano Logic thin clients

Basic Serializer Verilog

Address decoder

What is the proper way to invert and tie high/low, signals in the Vivado IP inte

VHDL Code to Verilog Code

Pixel to byte

FPGA project where clock for it is external signal - what rules for designing?

CSI-2

WTB cheap low-end evaluation board and cables

[Solved] Cyclone V (de10-nano) SDRAM controller - how to reserve memory for FPGA

Why does this dds code fail (Solved)

« 1 2 3  All »

Quick question on Quartus support

Inferring block RAM

EPM240T100C5N -> Fitter requires XX LABs to implement the project but the device

What is a better write enable

« 1 2 3  All »

High speed bidirectional MPU interface

Timing issue.