FPGA

MAX 10 common supply voltage banks 1a and 1b for ADC use

DDR memory READ preamble and postamble

DPSK demodulator circuit

Review of FlashLINK JTAG interface

Suspiciously cheap Xilinx Virtex on ebay

How exactly does differential signal lead to low power consumption in FPGAs?

Quartus II v13.0.1 MAX7000S Bidirectional Pins

5V CPLD?

Intel Analog FPGA's

Xilinx Microblaze - bootloading from flash

« 1 2  All »

AES 256 FPGA core

MicroBlaze - how to communicate with rest of FPGA?

Xilinx Spartan-6, Spartan-7 lead times

Int to float

« 1 2 3  All »

Efinix Opal SOC on T8 FPGA

SPI flash security register issue

Altium Nanoboard NB300AL - Altera Cyclone III Board

PLL Variable Clock Phase Shift

Altera MAX 10 accessing lpddr2 sdram

Running DOOM on a tiny ice40

[Xilinx SDK] Target reset in debug perspective

[SOLVED!] Vivado elaborate fails

Parameters and generate

Verilog equivalent of a variable?

Good books on Computer Architecture and CPU design

More Efficient MAC operation

Why this simple code generates wrong results for MUL operation

Gowin DSP, signed or unsigned? Or does it matter?

« 1 2 3  All »

Xilinx Stanford Digilent NetFPGA Open Platform Gigabit Network Development

Xilinx DCM/PLL phase noise

Is this how MIPI DSI FPGA Bridge implemented? Constructive Criticism needed

Total beginner at FPGA

« 1 2 3  All »

Top Level Module IceCube2

Warnings and FPGA design

FPGA to switch output ports

How to start with FPGA? Replacement for STK673-010.

Zynq board throws "pl35x_nand_cmd_function timed out" error

Power dissipation calculation for FPGA-ADC interface

Altera / Intel Arria 10 clk, PLL input pin

Sipeed Tang Nano embedded flash programming