FPGA

Xilinx XC3S1200 Bitstream - Microblaze pack extraction

Cheap PCIe FPGA cards on Aliexpress

VERILOG: Equality test with don't cares

About that Wishbone B4's "SEL_I" signal

Spartan3e with BPI flash

What has happened to my Vivado Project?

Lattice Diamond - how to overcome absurd clock routing requirements?

Idea to use SPLD chips(PEEL18CV8ZP)

ECP5 JTAG flashing with ft2232 does not work

Xilinx Kria SoMs

STA timing closure for asynchronous FIFO

TL866II+ - what to select to program PALCE22V10H ?

Help, how to program TMS32F2812GHHA

Python Modules/Libraries?

« 1 2  All »

LDPC soft decoding - a breadcrumb trail for others.

Hacking surplus Pano Logic thin clients

Basic Serializer Verilog

Address decoder

What is the proper way to invert and tie high/low, signals in the Vivado IP inte

VHDL Code to Verilog Code

Pixel to byte

FPGA project where clock for it is external signal - what rules for designing?

CSI-2

WTB cheap low-end evaluation board and cables

[Solved] Cyclone V (de10-nano) SDRAM controller - how to reserve memory for FPGA

Why does this dds code fail (Solved)

« 1 2 3  All »

Quick question on Quartus support

Inferring block RAM

EPM240T100C5N -> Fitter requires XX LABs to implement the project but the device

What is a better write enable

« 1 2 3  All »

High speed bidirectional MPU interface

Timing issue.

Specific to the group but slightly off topic

GOWIN FPGA

« 1 2 3 4  All »

Gowin MiniStar Nano Limited Edition

Any tutorial on AXI PS-PL interop for the latest version of Vitis?

FPGA output not consistent with ModelSim

« 1 2 3  All »

Looking for Xilinx Foundation 2.1i, 3.1i software.

« 1 2  All »

HDL Code formatting.

Waveform generation on FPGA